Group:

Form PTO-1449 Atty, Docket No. Serial No. (modified) 112-0132US 10/699,568 List of Patents and Publications for Applicant's Applicant Surya Varanasi, et al. Title: LOAD BALANCING IN CORE-EDGE ARRANGEMENTS INFORMATION DISCLOSURE STATEMENT Filing Date:

October 31, 2003 2616 (Use several sheets if necessary) Foreign Patent Documents U.S. Patent Documents Non-Patent Literature Page 1 N/A Page 1

U.S. Patent Documents

Exam. Init.			Name	Class	Sub Class	Filing Date of App.		
/FD/	A1 A2	5,835,482 5,838,681	11/10/1998 11/1 7 /1998	Allen	370 370	225 395	09/18/1996	
1				Bonomi et al.			01/24/1996	
1	A3	5,872,930	02/16/1999	Masters et al.	395	200	07/11/1996	
Т	A4	5,930,254	07/27/1999	Liron et al.	370	395	10/15/1997	
	A5	6,055,228	04/25/2000	DeKoning et al.	370	258	12/23/1996	
	A6	6,072,797	06/06/2000	Fletcher	370	394	07/31/1997	
	A7	6,101,190	08/08/2000	Song	370	411	12/26/1996	
	A8	6,262,974	07/17/2001	Chevalier et al.	370	232	12/17/1998	
Т	A9	6,363,077	03/26/2002	Wong et al.	370	422	02/12/1999	
Т	A10	6,400,681	06/04/2002	Bertin et al.	370	218	04/01/1997	
\top	A11 6,690,671 02/10/2004 Anbiah et al.		Anbiah et al.	370	395.43	08/17/1998		
	A12	6,829,215	12/07/2004	Tornar	370	223	03/27/2001	
	A13	6,847,647	01/25/2005	Wrenn	370	395.32	09/26/2000	
\blacksquare	A14	6,898,189	05/24/2005	Di Benedetto et al.	370	256	08/23/2000	
	A15	6,901,048	05/31/2005	Wang et al.	370	228	06/26/2000	
	A16	7,050,392	05/23/2006	Valdevit	370	228	10/06/2001	
	A17	2002/0075540	06/20/2002	Munter	359	232	12/19/2000	
Т	A18	2004/0024906	02/05/2004	Valdevit et al.	709	241	07/31/2002	
	A19	2004/0064583	04/01/2004	Dani et al.	709	241	09/27/2002	
	A20	2004/0071134	04/15/2004	Validvelu	370	241	06/30/2003	
	A21	2005/0105904	05/19/2005	Varanasi et al.	398	43	10/31/2003	
-1	A22	2005/0281196	12/22/2005	Tornetta et al.	370	235	06/21/2004	
/FD/	A23	10/609,230	06/26/2007	Pelissier et al.			06/26/20	

Foreign Patent Documents

Exam. Init.	Ref. Des.	Document Number	Date	Country	Class	Sub Class	Translation Yes/No
	B1						
	B2						
	В3						
	B4						

EXAMINER: /Frank Duong/ DATE CONSIDERED: EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH

					Page 2 of 2
Form PTO-1449	Atty. Docket No.		Serial No.		
(modified)	112-0	132US		10/699,568	
List of Patents and Publications for Ap	Applicant				
		Surya Varanasi, et al.			
INFORMATION DISCLOSURE S	Title: LOAD BALANCING IN CORE-EDGE ARRANGEMENTS				
	Filing Date:		Group:		
(Use several sheets if necessa	ry)	October 31	1, 2003	2616	2605
U.S. Patent Documents Foreign Par		tent Documents	Non-Patent Literature		terature
Page 1		N/A	Page 1		

Other Art (Including Author, Title, Date Pertinent Pages, Etc.)

	(g · g ·					
Exam. Init.	Ref. Des.	Citation				
/FD/	NPL_1	"Fibre Channel Methodologies for Interconnects (FC-MI) Rev 1.8;" NCITS Working Draft Proposed Technical Report; September 28, 2001; pp. Start to 11, 41-60.				
/FD/	NPL_2	"Fibre Channel – Fabric Generic Requirements (FC-FG);" American National Standards Institute; December 4, 1996; Start to 23.				
/FD/	NPL_3	"Fibre Channel Physical and Signaling Interface (FC-PH) Rev 4.3;" American National Standards Institute Working Draft; June 1, 1994; pp. Start to 32.				
/FD/	NPL_4	Burton, Robert C.; "Fibre Channel;" pp. 1-11; [online] ftp://ftp.netlab.ohio-state.edu/pub/jain/courses/cis788-95/fibre_channel/indes.html, 1995.				

EXAMINER: DATE CONSIDERED: 12/10/2007 /Frank Duong/